Considerable effort is typically expended to optimize the layout of silicon semiconductor devices to minimize area. This strategy boosts the number of die per wafer, and hence, minimizes unit cost.