The right balance of CTLE circuitry and flash ADC sizes and number play a key role in minimizing ADC bits to achieve minimum area and power. The design of a state-of-the-art 112-gigabits-per-second ...
Sponsored by: Texas Instruments. Programmable linear equalization coupled with the latest repeater ICs can open up a “clear path” to optimized signal quality. Transmitting high-speed data over a cable ...
In a live webinar today, Synopsys talked about the problems associated with getting 8Gbps out of the channel for a PCE express 3.0 implementation. It is a problem being faced by many interfaces these ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback